
addr_reg_i
S=1'b1
I0
S=default
I1
O
S
RTL_MUX
addr_reg_reg[12:0]
C
CE
D
Q
RTL_REG
w_en
clk
addr[12:0]
data_in[7:0]
ram_reg
WCLK
WE1
RA2[12:0]
WA1[12:0]
WD1[7:0]
RO2[7:0]
RTL_RAM
data_out[7:0]